Transmission Line MBdel Testing of Top-Gate Amorphous SiliconThin Film Transistors

نویسنده

  • N. Tosic
چکیده

In this paper, for the first time Transmission Line Model (TLM) characterization is used to analyze ESD events in amorphous silicon thin film transistors (a-Si:H TFT). It will be ,shown that, above an ESD degradation threshold voltage, deterioration of electrical characteristics sets in, and that above another ESD failure threshold voltage, dielectric breakdown occurs. Electrical simulations of an aSi:H TFT confirm creation of positive interface charges as being the most likely cause of the deterioration process. Two failure modes have been identified by failure analysis.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low temperature amorphous and nanocrystalline silicon thin film transistors deposited by Hot-Wire CVD on glass substrate

Amorphous and nanocrystalline silicon films obtained by Hot-Wire Chemical Vapor deposition have been incorporated as active layers in n-type coplanar top gate thin film transistors deposited on glass substrates covered with SiO2. Amorphous silicon devices exhibited mobility values of 1.3 cmVs, which are very high taking into account the amorphous nature of the material. Nanocrystalline transist...

متن کامل

Integrated Amorphous and Polycrystalline Silicon Thin-Film Transistors in a Single Silicon Layer

Using a masked hydrogen plasma treatment to spatially control the crystallization of amorphous silicon to polycrystalline silicon in desired areas, amorphous and polycrystalline silicon thin-film transistors (TFTs) with good performance have been integrated in a single film of silicon without laser processing. Both transistors are top gate and shared all process steps. The polycrystalline silic...

متن کامل

Effect of direct current sputtering power on the behavior of amorphous indium-gallium- zinc-oxide thin-film transistors under negative bias illumination stress: A combination of experimental analyses and device simulation

Articles you may be interested in Asymmetrical degradation behaviors in amorphous InGaZnO thin-film transistors under various gate and drain bias stresses Investigation on the negative bias illumination stress-induced instability of amorphous indium-tin-zinc-oxide thin film transistors Appl. Temperature dependence of negative bias under illumination stress and recovery in amorphous indium galli...

متن کامل

Organic Thin Film Transistors with Polyvinylpyrrolidone / Nickel Oxide Sol-Gel Derived Nanocomposite Insulator

Polyvinylpyrrolidone  /  Nickel  oxide  (PVP/NiO)  dielectrics  were fabricated  with  sol-gel  method  using  0.2  g  of  PVP  at  different working  temperatures  of  80,  150  and  200  ºC.  Structural  properties and surface morphology of the hybrid films were investigated by X- Ray  diffraction  (XRD)  and  Scanning  Electron Microscope  (SEM) respectively. Energy dispersive X-ray spec...

متن کامل

Top Gate Amorphous In−Ga−Zn−O Thin Film Transistors Fabricated on Soda−Lime−Silica Glass Substrates

This work presents a comparative analysis of top gate a-IGZO TFTs fabricated on both soda-lime-silica glass and alkali-free borosilicate glass. Low-temperature ALD is selected for the deposition of gate dielectric to minimize a thermal stress. Comparing with TFTs on alkali-free borosilicate glass, TFTs with soda-lime-glass show similar threshold voltage and subthreshold swing, but slightly degr...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004